

Notice of References Cited

Application/Control No.

09/384,504

Applicant(s)/Patent Under
Reexamination
MARSHALL ET AL.

Examiner

Samuel Broda

Art Unit

2123

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	McDonald et al, "Timing Analysis for the PA-8000", EE Design, February 1997 (downloaded text from: www.eedesign.com/editorial/1997/coverstory9702.html)
	V	Shepard et al, "Design Methodology for the S/390 Parallel Enterprise Server G4 Microprocessors", IBM Journal of Research and Development, Vol. 41 No. 4/5, pp. 515-547 (July 1997)
	W	Tan et al, "Balanced Multi-Level Multi-Way Partitioning of Large Analog Circuits for Hierarchical Symbolic Analysis", IEEE Proceedings of the Asia and South Pacific Design Automation Conference, Vol. 1, pp. 1-4 (January 1999)
	X	Rodriguez-Garcia, "A Tool for Complete Small-Signal Analytical Modeling of Large Analog Circuits", IEEE Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications, pp. 36-39 (July 1999)

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.